×

You are using an outdated browser Internet Explorer. It does not support some functions of the site.

Recommend that you install one of the following browsers: Firefox, Opera or Chrome.

Contacts:

+7 961 270-60-01
ivdon3@bk.ru

Simulation of voltage stabilizer tester

Abstract

Simulation of voltage stabilizer tester

Bondarev O.D., Kaigorodova E.R., Kulev N.G., Makeev N.E., Polukhin A.Yu., Tkalich A.A.

Incoming article date: 19.12.2021

In this paper, a study was made of the test device for voltage stabilizers Teplocom ST-222/500, ST-555, ST-888. The DUT provides the verification algorithm outlined in the setup, verification, and process run instructions. This test involves changing the phasing of the conductors at the input of the device under test; control of voltage sources supplied to the tested stabilizer; measurement of voltage values ​​at the input and output of the stabilizer; their registration. The aim of the work is to design a device for testing voltage stabilizers, with an error of the measuring unit of not more than 2.5% and a test speed of at least 1.3 s. To confirm the achievement of the specified parameters, simulation was carried out in the MicroCap 11 software package.

Keywords: voltage stabilizer, MicroCap, Teplocom, transient simulation